(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 12.09.2001 Bulletin 2001/37

(51) Int Cl.7: **H04N 5/232**, H04N 1/21

(21) Application number: 01103532.6

(22) Date of filing: 16.02.2001

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 22.02.2000 JP 2000044471

(71) Applicant: MINOLTA CO., LTD.
Chuo-Ku, Osaka-Shi, Osaka 541-8556 (JP)

(72) Inventors:

Nakamura, Kenji, Minolta Co., Ltd.
 Chuo-ku, Osaka-shi, Osaka 541-8556 (JP)

- Morimoto, Yasuhiro, Minolta Co., Ltd.
 Chuo-ku, Osaka-shl, Osaka 541-8556 (JP)
- Kubo, Hiroaki, Minolta Co., Ltd.
 Chuo-ku, Osaka-shi, Osaka 541-8556 (JP)
- Yano, Hitoshi, Minolta Co., Ltd.
 Chuo-ku, Osaka-shi, Osaka 541-8556 (JP)
- (74) Representative: HOFFMANN EITLE Patent- und Rechtsanwälte Arabellastrasse 4 81925 München (DE)


(54) Digital camera

(57) Digital camera techniques improve the convenience of a live view display and the like. Image processing in a digital camera includes image processing (i.e.., live view processing) for real-time display of a subject on a liquid crystal monitor and image processing performed on image signals followed by image capture for recording. Both the image processing is performed by

a single common image processor. In image capture for recording, high-priority live view processing (Pc) is performed between writing (Pa) of image signals outputted from a CCD into memory and captured image processing (Pb). This shortens the time of not displaying a live view image, thereby preventing a shutter release opportunity from being missed and improving the convenience of a live view display.

F 1 G. 4

17-19,37-39



Description

[0001] This application is based on application No. 2000-44471 filed in Japan, the contents of which are hereby incorporated by reference.

1

BACKGROUND OF THE INVENTION

Field of the Invention

[0002] The present invention relates to digital camera techniques and especially to improvements in the convenience of a live view display and the like.

Description of the Background Art

[0003] On release of the shutter, conventional digital cameras stop a live view display, i.e., a real-time display of a subject on a monitor, and perform image processing for image recording which is followed by the shutter release, then perform image processing for live view display after the completion of the image processing for recording.

[0004] Because all the image processing is conducted by a single image processor, a user cannot visually identify a live view image for a while after a shutter release until the image processing for recording is completed.

[0005] Fig. 15 shows an example of a sequence of operations of the conventional digital cameras.

[0006] After a shutter release operation, i.e., a full press of the shutter release button, a time Ta for exposure and storage in a CCD, a time Tb to read out image data stored in the CCD, correct the black level and the like of the image data, and write resultant raw data into memory, and a time Tc for the aforementioned image processing become necessary. During those times or a total time Td (= Ta + Tb + Tc), a live view display is not produced.

[0007] An image pickup device with approximately one-million-pixel resolution requires a relatively short time of image processing. Thus, not displaying a live view image during the image processing is felt quite normal by a user without a hitch.

[0008] However, a digital camera having an image pickup device with approximately five- to six-million pixel resolution has large amounts of data to be processed. In this case, it can be predicted that the time during which a user cannot visually recognize a live view display will increase. Such an increase in the time of not displaying a live view image may cause problems such as missing a shutter release opportunity, impairing the convenience of the digital camera because of unpleasantness in framing during image capture, and the like.

SUMMARY OF THE INVENTION

[0009] The present invention is directed to a digital

camera.

[0010] The digital camera of the present invention comprises: image capturing means capable of selectively generating a first image signal and a second image signal; storage means for storing the second image signal; image processing means for performing first image processing on the first image signal and performing second image processing, which is lower in priority than the first image processing, on the second image signal; and timing control means for storing the second image signal generated by the image capturing means into the storage means at a first timed instant, for supplying the first image signal generated by the image capturing means to the image processing means at a second timed instant after the first timed instant, and for reading out and supplying the second image signal stored in the storage means to the image processing means at a third timed instant after the second timed instant. Therefore, the image processing on the first image signal can be performed preferentially, which improves the convenience of a live view display and the like.

[0011] In a preferred embodiment of the present invention, the second image signal in the digital camera is an image signal for recording. Thus, the image processing for recording, which does not have to be performed quickly, can be postponed.

[0012] An object of the present invention is therefore to provide digital camera techniques that improve the convenience of a live view display and the like.

[0013] These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014]

Figs. 1 to 3 show a main construction of a digital camera 1 according to a first preferred embodiment of the present invention;

Fig. 4 is a functional block diagram of the digital camera 1;

Fig. 5 shows mapping in main storage space in a main CPU 21;

Figs. 6A and 6B are flow diagrams of image processing in the main CPU 21;

Fig. 7 is a flow chart of the operation of the digital camera 1;

Fig. 8 shows an example of a sequence of operations of the digital camera 1;

Fig. 9 is a flow chart of the operation of a digital carnera 1A;

Fig. 10 shows an example of a sequence of operations of the digital carnera 1A;

Fig. 11 is a flow chart of the operation of a digital camera 1B;

55

Fig. 12 shows an example of a sequence of operations of the digital camera 1B;

Fig. 13 is a flow chart of the operation of a digital camera 1C;

Fig. 14 shows an example of a sequence of operations of the digital camera 1C; and

Fig. 15 shows an example of a sequence of operations of a conventional digital camera.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

<First Preferred Embodiment>

<Main Construction of Digital Camera>

[0015] Figs. 1 through 3 show a main construction of a digital camera 1 according to a first preferred embodiment of the present invention. Fig. 1 is a plan view, Fig. 2 is a cross-sectional view taken along the line II-II of Fig. 1, and Fig. 3 is a rear view. These figures are not necessarily drawn based on the third angle projection, but are intended to conceptually illustrate the main construction of the digital camera 1. This digital camera 1 is common to each of the following preferred embodiments.

[0016] As shown in Figs. 1 to 3, the digital carnera 1 has the shape of a general rectangular parallelepiped. [0017] An image capturing circuit 302 having a CCD color area sensor 303 is provided in position behind a lens group 30 with macro capability serving as taking lenses. The lens group 30 includes a zoom lens 300 and a focusing lens 301.

[0018] A camera body 2 comprises a zoom motor M1 for changing the zoom ratio of the zoom lens 300 and a motor M2 for driving the focusing lens 301 to achieve focus.

[0019] The front surface of the camera body 2 is provided with a grip G. A pop-up built-in flash 5 is provided in position in an upper end part of the camera body 2. A shutter release button 9 is provided on the upper surface of the camera body 2. The shutter release button 9 has the function of detecting and judging between its half-pressed position at which it serves as a trigger for focus adjustment and its full-pressed position at which it serves as a trigger for image capture for recording.

[0020] Referring to Fig. 3, the rear surface of the camera body 2 has a liquid crystal display (LCD) 10 and an electronic viewfinder (EVF) 20 both for a live view display of a captured image, a playback of a recorded image, and the like. Unlike an optical viewfinder, the LCD 10 and the EVF 20, both using image signals from the CCD 303 for display, play a role as a viewfinder.

[0021] The rear surface of the camera body 2 also has a recording/playback mode selection switch 14 for selection between a recording mode and a playback mode. The recording mode is the mode of picture taking, and the playback mode is the mode of playing back and

displaying on the LCD 10 captured images recorded on a memory card 8.

[0022] A crossed switch 35 with buttons U, D, L and R is provided in a right-hand position on the rear surface of the digital camera 1. Pressing the buttons L and R drives the zoom motor M1 for zooming. The buttons U, D, L and R are used for various operations.

[0023] An LCD button 31, an OK button 32, a cancel button 33 and a menu button 34 are provided on the rear surface of the camera body 2.

[0024] The camera body 2 has an external monitor terminal 222 on the side surface. The external monitor terminal 222 is a terminal for transmitting image data and the like from the digital camera 1 to an external monitor.

[0025] As illustrated in Fig. 1, the digital camera 1 is capable of loading the memory card 8. The digital camera 1 is driven by a power battery E having four in-series connected AA cells E1 to E4.

<Functional Blocks of Digital Camera 1>

[0026] Fig. 4 is a functional block diagram of the digital camera 1.

[0027] The CCD 303 changes an optical subject image, which is formed by the lens group 30, by photoe-lectric conversion into an image signal having R (red), G (green) and B (blue) color components (i.e., into a signal comprised of a sequence of pixel signals received at respective pixels) for output. The interline CCD 303 has 2,000 horizontal pixels and 1,500 vertical pixels, i. e., provides a three-million-pixel resolution. For readout of all pixels, 750 lines each are read out at two different times.

[0028] A signal processor 313, by using a CDS (correlated double sampling) circuit and an A/D converter for converting an output of the CCD 303 into digital image data format, transfers digital image data to a CPU for digital camera (hereinafter referred to as "a main CPU") 21.

[0029] A timing generator (TG) 314 generates various timing pulses for controlling the drive of the CCD 303. It also has the function of changing the types of image signals outputted from the CCD 303.

[0030] The main CPU 21 is in the form of a single chip on which necessary functions for the digital camera are implemented. The main CPU 21 comprises an image signal processor 211, a JPEG section 212, and a video encoder 213. It further comprises a memory card controller 214, a clock generator 215, SIOs (clock serial interfaces) 216, a RISC-CPU core 217 for controlling each section, and a bus controller 218.

[0031] The image signal processor 211 performs processing such as color space conversion into YCrCb data (which will later be described in detail).

[0032] The JPEG section 212 has the functions of compressing image data processed by the image signal processor 211 and expanding image data fetched from

the memory card 8 both in the JPEG format.

[0033] The video encoder 213 processes image data generated by the image signal processor 211 and converts resultant image data into digital composite signals that conform to a television-style format such as NTSC or PAL, then into analog composite signals by a D/A converter.

[0034] The memory card controller 214 inputs and outputs image data from and to the memory card 8.

[0035] The clock generator 215 sends out clocks to the TG 314.

[0036] The SIOs 216 make data transfer for controlling the signal processor 313, the TG 314, and a camera CPU 22.

[0037] The bus controller 218 controls input/output data from/to external memory 23 over a bus 219. It also severs as a DMA (direct memory access) controller.

[0038] The external memory 23 is comprised of a flash ROM 231 for storing program data and a volatile DRAM 232 for accumulating image data or the like. The flash ROM 231 is capable of storing program data recorded on the memory card or recording medium 8 through the memory card controller 214. The program data stored can be reflected in the operation of the digital camera 1. A control program to be described later can also be installed in the digital camera 1 from the memory card 8.

[0039] The camera CPU 22 controls the operation of the digital camera 1. That is, the camera CPU 22 performs a camera sequence, being connected to a user-operated operating member 225 such as the shutter release button 9, a component detecting member 226 for detecting the positions of mechanisms such as the lens group 30, and an actuator driver 227 for driving actuators such as the zoom motor M1.

[0040] Fig. 5 shows mapping in main storage space in the main CPU 21.

[0041] An area 21a for flash ROM is for storage of a control program of the main CPU 21. At power-on, the program code is executed from beginning.

[0042] An area 21b for DRAM is for storage of program work data or image data being processed before written into the memory card 8. The area 21b has storage capacity of a plurality of images.

[0043] An area 21c for data input from the CCD 303 is for writing of data outputted from the signal processor 313.

[0044] Areas 21d and 21e for image signal processor input/output are for image processing such as color space conversion into YCrCb.

[0045] Areas 21f and 21g for JPEG input/output are for JPEG image compression/expansion.

[0046] An area 21h for video encoder output is for writing of digital composite data generated by image signal processing.

[0047] An area 21 for memory card input is for readout of data from the memory card 8, and an area 21 for memory card output is for writing of data to the memory

card 8.

[0048] An area 21k for other setting registers is for setting of internal storage resources in the main CPU 21.
[0049] Now, data transfer in the main CPU 21 will be described.

[0050] In the main CPU 21, the use of the function of the bus controller 218 as a DMA controller allows direct data transfer between each module for which a DMA channel is set up and the DRAM 232. The settings of the DMA channels are as follows:

- (1) DMA channel 1: image signal processor to DRAM:
- (2) DMA channel 2: DRAM to image signal processor:
- (3) DMA channel 3: image signal processor to DRAM:
- (4) DMA channel 4: DRAM to JPEG section;
- (5) DMA channel 5: JPEG section to DRAM:
- (6) DMA channel 6: DRAM to video encoder:
- (7) DMA channel 7: DRAM to memory card controller; and
- (8) DMA channel 8: memory card controller to DRAM.

[0051] For data transfer control by DMA, an enabling bit of a DMA setting register in the main CPU 21 is first enabled and data to be transferred by each module is generated. On a DMA transfer request to the bus controller 218, the bus controller 218 judges priorities in DMA and starts DMA. Once DMA is started, data can be transferred between each module and the DRAM 232 without software intervention. The bus controller 218 also conducts arbitration of the bus 219 for each predetermined number of bytes, thereby to arbitrate between each of other DMA requests.

[0052] In this arbitration, if the data input from the CCD 303 and the output to the video encoder 213 are assigned the highest priority in DMA, data transfers over these two channels take priority over the other DMA requests. The other DMA channels are given the same priority, and when the arbitration is required, modules which have been executed are in turn assigned the lowest priority in a round-robin fashion so that these modules are executed in sequence.

[0053] The flow of image processing in such a digital camera 1 will now be described.

<Flow of Image Processing in Main CPU 21>

[0054] Figs. 6A and 6B are flow diagrams of image processing in the main CPU 21 utilizing the above DMA. Fig. 6A shows the flow of image processing for live view display, and Fig. 6B shows the flow of image processing for acquisition of an image for recording followed by a full press of the shutter release button 9.

[0055] In the image processing for live view display, for display of 30 frames per second on the LCD 10 and

the EVF 20, a draft mode of reading out one line for every five vertical lines of pixels by means of subsampling is adopted in a method of reading out captured image data from the CCD 303. This permits fivefold scanning speed, i.e., 30-frame-per-second readout, as compared with an all pixel readout method that permits only 6-frame-per-second readout.

[0056] The main CPU 21 exercises control over the TG 314 through one of the SIOs 216 so that the setting of the TG 314 is adjusted to clock generation for 30-frame-per-second live view display. At this time, the main CPU 21 enables the DMA channel 3 for output from the image signal processor 211 and the DMA channel 6 for video encoder output. Then, image data as a first image signal, which is outputted from the CCD 303 at 30 frames per second, enters in sequence at the image signal processor 211, where the image data goes through a processing part 211a for black level correction and white balance control and a processing part 211b for gamma correction and interpolation to generate RGB data from CCD Bayerdata, and is converted into YCrCb in a color space conversion part 211 c. Then, edge enhancement of the Y signal is performed in an edge enhancement part 211d, the result of which is written into the DRAM 232 over the DMA channel 3. The image data written into the DRAM 232 is transferred over the DMA channel 6 to the video encoder 213, which then generates and outputs composite video signals for image display on the LCD 10, the EVF 20, and the like. The timing of readout from the DRAM 232 by the video encoder 213 over the DMA channel 6 is in synchronization with a synchronization signal for driving the LCD 10. At this time, such a horizontal resolution of pixels as in the image data is unnecessary for display on the LCD 10 and the like; therefore, approximately 640 horizontal pixels are read out by subsampling. As described so far, live view processing and display are performed in this fashion.

[0057] Next, the flow of image processing for acquisition of an image for recording is discussed. On a request for acquisition of an image for recording from the camera CPU 22, the main CPU 21 adjusts the setting of each module for acquisition of an image for recording. That is, the DMA channels 1 to 7 are enabled and the main CPU 21 exercises control over the TG 314 through one of the SIOs 216 so that the setting of the TG 314 is adjusted to clock generation for acquisition of an image for recording and an electronic shutter speed of the CCD 303 is set as requested by the camera CPU 22. Then, image data as a second image signal accumulated in the CCD 303 is subjected to image processing by the black level correction/white balance control part 211a in the image signal processor 211 and is written as raw data (raw image data) to the DRAM 232 over the DMA channel 1 in two parts at two different times. After the writing to the DRAM 232 is complete, the completion of readout by the CCD 303 is detected and the data written into the DRAM 232 is again read out by the image signal processor 211 over the DMA channel 2. In the image

signal processor 211, the processing part 211b for interpolation and gamma correction, the color space conversion part 211c, and the edge enhancement part 211d perform image processing as is the case for live view display, and resultant YCrCb image data is written again into the DRAM 232 over the DMA channel 3. After all image data is written into the DRAM 232, the JPEG section 212 reads out the data over the DMA channel 4 and performs JPEG compression. The JPEG section 212 then writes the result of JPEG compression into the DRAM 232 over the DMA channel 5. The DRAM 232 has arranged therein JPEG data obtained through image compression and transfers the same to the memory card controller 214 over the DMA channel 7 to create a file in the memory card 8. As described so far, the image processing for acquisition of an image for recording is performed in this fashion.

[0058] The image processing (filtering process) by the image signal processor 211 is common to both the aforementioned live view processing and the processing for acquisition of an image for recording, but the image processing (image compression for recording) by the JPEG section 212 is peculiar to the processing for acquisition of an image for recording.

<Operation of Digital Camera 1>

[0059] Fig. 7 is a flow chart of the operation of the digital camera 1. Fig. 8 shows an example of a sequence of operations of the digital camera 1.

[0060] When the digital camera 1 is switched on, whether the shutter release button 9 is fully pressed or not, i.e., an operation to acquire an image for recording is performed or not, is determined (step ST1). With a full press of the shutter release button 9, the process goes to step ST8. Otherwise, the process goes to step ST2. [0061] In step ST2, live view processing is performed. In step ST3, image data obtained through the live view processing is displayed on the LCD-10 and the EVF 20.

[0052] In step ST4, whether or not the mode selection switch 14 is used for a power-off operation is determined. When the power-off operation is performed, the process goes to step ST5. Otherwise, the process returns to step ST1.

[0063] In step ST5, image processing is performed by the image signal processor 211 on a frame of image captured just before the power-off operation.

[0064] In step ST6, image compression is performed by the JPEG section 212 and resultant image data is recorded on the memory card 8 through the memory card controller 214.

[0065] In step ST7, a stop operation of the digital camera 1 such as actually turning off the power is performed.

[0066] In step ST8, whether or not the operation is an initial image capture, i.e., a first image capture operation after power-on, is determined. In the case of the initial image capture, the process goes to step ST9. Otherwise, the process goes to step ST10.

[0067] In step ST9, raw data processed by the black level correction/white balance control part 211a is written into the DRAM 232 over the DMA channel 1 (cf. an operation Pa of Fig. 8). During the processing of step S9, a live view display is not produced, but if a full press of the shutter release button 9 is not detected in the subsequent step ST1, the TG 314 is switched to the drive for live view display and live view processing (cf. an operation Pb of Fig. 8) is performed to resume a live view display.

[0068] In step ST10, a frame of raw data obtained by an immediately preceding image capture and stored in the DRAM 232 is read out over the DMA channel 2 and is subjected to image processing such as color space conversion in the image signal processor 211. This image processing, as indicated by the operation Pc of Fig. 8, is performed by utilizing the time for exposure and storage in the CCD 303, i.e., the time during which a live view display is not produced. This allows the effective use of a non-live-view-display state.

[0069] Step ST11 starts image compression by the JPEG section 212 using the DMA channels 4 and 5, and recording of image data on the memory card 8 through the memory card controller 214 using the DMA channel 7 (cf. an operation Pd of Fig. 8). This processing does not use the image signal processor 211 and thus has no influence over a live view display.

[0070] In step ST12, as in step ST9, raw data processed by the black level correction/white balance control part 211a is written into the DRAM 232 over the DMA channel 1 (cf. an operation Pe of Fig. 8). Although both the operations Pd and Pe require access to the DRAM 232 utilizing DMA, the arbitration by the bus controller 218 allows alternate access by these operations; therefore, outwardly, the operations Pd and Pe are performed concurrently. A higher bus band of the DRAM 232 permits smoother arbitration.

[0071] The operations described so far allow a live view display to be resumed immediately after raw data is written into the DRAM 232. This makes the time of not displaying a live view image in obtaining an image for recording shorter than before. Consequently, framing for the next image capture can be provided to a user, which improves the convenience of a live view display.

<Second Preferred Embodiment>

[0072] A digital camera 1A according to a second preferred embodiment of the present invention differs from the digital camera 1 of the first preferred embodiment in program data stored in the flash ROM 231. Hereinafter, the operation of the digital camera 1A will be described.

<Operation of Digital Camera 1A>

[0073] Fig. 9 is a flow chart of the operation of the digital camera 1A. Fig. 10 shows an example of a sequence of operations of the digital camera 1A.

[0074] In step ST21, whether or not the shutter release button 9 is fully pressed is determined. With a full press of the shutter release button 9, the process goes to step ST26. Otherwise, the process goes to step ST22.

[0075] In steps ST22 and ST23, live view processing and display are performed as in steps ST2 and ST3 shown in the flow chart of Fig. 7.

[0076] In step ST24, whether or not the mode selection switch 14 is used for a power-off operation is determined. When the power-off operation is performed, the process goes to step ST25.

[0077] In step ST25, a stop operation of the digital camera 1A such as actually turning off the power is performed.

[0078] In step ST26, raw data processed by the black level correction/white balance control part 211a is written into the DRAM 232 over the DMA channel 1.

[0079] In step ST27, whether or not the shutter release button 9 is pressed halfway down is determined. With a half press of the shutter release button 9, the process goes to step ST28. Otherwise, the process goes to step ST31.

[0080] In steps ST28 and ST29, the same processing as in steps ST22 and ST23 is performed. Here, it is assumed that a user intends to continue photographing; therefore, live view display is produced preferentially as indicated by an operation Qa of Fig. 10. This prevents a shutter release opportunity from being missed.

[0081] In step ST30, whether the half-pressed position of the shutter release button 9 is released or not, i. e., a user releases the shutter release button 9 or not, is determined. When the half-pressed position is released, the process goes to step ST31 for image processing (cf. an operation Qb of Fig. 10). Otherwise, the process returns to step ST28.

[0082] In step ST31, a frame of raw data obtained by an immediately preceding image capture and stored in the DRAM 232 is read out over the DMA channel 2 and subjected to image processing such as color space conversion in the image signal processor 211.

[0083] Step ST32 starts image compression by the JPEG section 212 and recording of image data on the memory card 8 through the memory card controller 214. [0084] In the operation described so far, a live view display is produced preferentially if the shutter release button 9 is in its half-pressed position when raw data is written into the DRAM 232. This allows a live view display to be produced while a user is giving advance notice of photographing, thereby preventing, as appropriate, a shutter release opportunity from being missed. Consequently, the convenience of the digital camera 1A is improved.

<Third Preferred Embodiment>

[0085] A digital camera 1B according to a third preferred embodiment of the present invention differs from the digital camera 1 of the first preferred embodiment in program data stored in the flash ROM 231. Hereinafter, the operation of the digital camera 1B will be described.

<Operation of Digital Camera 1B>

[0086] Fig. 11 is a flow chart of the operation of the digital camera 1B. Fig. 12 shows an example of a sequence of operations of the digital camera 1B.

[0087] In step ST41, whether the shutter release button 9 is fully pressed or not, i.e., an operation to acquire an image for recording is performed or not, is determined. With a full press of the shutter release button 9, the process goes to step ST46. Otherwise, the process goes to step ST42.

[0088] In steps ST42 and ST43, live view processing and display are performed as in steps ST22 and ST23 shown in the flow chart of Fig. 9. As previously described, a live view display is produced at 30 frames per second.

[0089] In step ST44, whether or not the mode selection switch 14 is used for a power-off operation is determined. When the power-off operation is not performed, the process returns to step ST41.

[0090] In step ST45, a stop operation of the digital camera 1B such as actually turning off the power is performed.

[0091] In step ST46, raw data processed by the black level correction/white balance control part 211a is written into the DRAM 232 over the DMA channel 1.

[0092] In steps ST47 and ST48, live view processing and display are performed as in the above steps ST42 and ST43. At this time, however, the intervals between live view displays are made longer by controlling the TG 314 than in the case of normal live view display in the above steps ST42 and ST43. As indicated by operations Ra of Fig. 12, live view displays should preferably be produced at about 10 frames per second (frame dropouts), which is about one third in the case of normal live view display.

[0093] In step ST49, the steps of image processing are split into a plurality of parts and each split processing is performed. More specifically, as indicated by operations Rb of Fig. 12, split processing is cut in the intervals of the above live view processing and therefore split processing and live view processing are performed alternately. Thereby, time corresponding to 20 frames per second, the time being no longer needed in the above live view processing, can be spent in the image processing. These steps ST48 and ST49 allow a live view display to be produced from the instant immediately after raw data is written into the DRAM 232 in step ST46 (cf. an operation Rc of Fig. 12).

[0094] In step ST50, whether sequential execution of the above split processing completes all image processing or not is determined. When all the image processing is complete, the process goes to step ST51. Otherwise, the process returns to step ST47.

[0095] In step ST51, image compression by the JPEG

section 212 and recording of image data on the memory card 8 through the memory card controller 214 are performed

[0096] The operations described so far allow a live view display to be resumed immediately after raw data is written into the DRAM 232. This makes the time of not displaying a live view image in obtaining an image for recording shorter than before. Consequently, the convenience of a live view display is improved.

<Fourth Preferred Embodiment>

[0097] A digital camera 1C according to a fourth preferred embodiment of the present invention differs from the digital camera 1 of the first preferred embodiment both in program data stored in the flash ROM 232 and in a higher-capacity DRAM 232. Hereinafter, the operation of the digital camera 1C will be described.

Operation of Digital Camera 1C>

[0098] Fig. 13 is a flow chart of the operation of the digital camera 1C. Fig. 14 shows an example of a sequence of operations of the digital camera 1C.

[0099] In step ST61, whether the shutter release button 9 is fully pressed or not, i.e., an operation to acquire an image for recording is performed or not, is determined. With a full press of the shutter release button 9, the process goes to step ST62. Otherwise, the process goes to step ST63.

[0100] In step ST62, as indicated by operations Sa of Fig. 14, raw data processed by the black level correction/white balance control part 211a is written into the DRAM 232 over the DMA channel 1. Here, captured image data obtained for acquisition of an image for recording is sequentially accumulated in the DRAM 232 as raw data; therefore, the DRAM 232 of this preferred embodiment requires a larger storage capacity than in the first preferred embodiment.

[0101] In steps ST63 to ST65, live view processing and display, and a power-off operation are performed as in steps ST2 to ST4 shown in the flow chart of Fig. 7.
 [0102] In step ST66, whether there is raw data stored in the DRAM 232 or not, i.e., an operation to acquire an image for recording is performed or not, is determined. With raw data, the process goes to step ST67.

[0103] In step ST67, all raw data stored in the DRAM 232 are subjected to image processing and JPEG compression, then written into the memory card 8 (cf. an operation Sb of Fig. 14).

[0104] In step ST68, a stop operation of the digital camera 1 C such as actually turning off the power is performed.

[0105] The operations described so far allow a live view display to be resumed immediately after raw data is written into the DRAM 232. This makes the time of not displaying a live view image in obtaining an image for recording shorter than before. Consequently, the con-

10

35

40

venience of a live view display is improved.

[0106] While the invention has been shown and described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is therefore understood that numerous modifications and variations can be devised without departing from the scope of the invention.

Claims

1. A digital camera <1> comprising:

second image signal; storage means <232> for storing said second image signal; image processing means <211> for performing first image processing on said first image signal and performing second image processing, which is lower in priority than said first image processing, on said second image signal; and timing control means <218> for storing said second image signal generated by said image capturing means into said storage means at a first timed instant, for supplying said first image signal generated by said image capturing means to said image processing means at a second timed instant after said first timed instant, and for reading out and supplying said second image signal stored in said storage means to said image processing means at a third timed instant after said second timed in-

image capturing means <303> capable of se-

lectively generating a first image signal and a

- The digital camera according to claim 1, wherein said first image signal is an image signal for live view display, and said second image signal is an image signal for recording.
- The digital camera according to claim 2, wherein said second image signal is recorded on storage means <8> removable from said digital camera.
- The digital camera according to either of claims 1 to 3, comprising:

as a viewfinder <20>, only a display for displaying an image signal electrically.

The digital camera according to either of claims, 1 to 4, wherein

said image capturing means includes:

subsampling means for generating a first image signal with subsampled pixels as compared with said second image signal; and switching means for switching between a timing of generation of said second image signal by said image capturing means and a timing of generation of said first image signal by said subsampling means.

The digital camera according to either of claims 1 to 5, wherein

> said image processing means includes first image processing means for performing common image processing on said first image signal and said second image signal, and second image processing means for performing predetermined image processing on only said second image signal, and said timing control means supplies said second image signal, which has gone through said common image processing, to said second image processing means and causes said second image processing means to perform said predetermined image processing at a fourth timed instant after the completion of processing on said second image signal by said first image processing means.

- 7. The digital camera according to claim 6, wherein said common image processing by said first image processing means is filtering processing, and said predetermined image processing by said second image processing means includes compression processing for recording.
- The digital camera according to claim 7, wherein said filtering processing includes at least edge enhancement of an image signal.
- 9. The digital camera according to claim 6, wherein said timing control means stores said second image signal being processed by said second image processing means into said storage means at a fifth timed instant after said fourth timed instant, and reads out and supplies said second image signal being processed and stored in said storage means, to said second image processing means at a sixth timed instant after said fifth timed instant.
- 10. The digital camera according to claim 9, wherein said second image signal being processed is an image signal for which said compression processing is completed.
- 11. The digital camera according to claim 9, wherein during generation of an advance second image signal and a subsequent second image signal respectively by an advance image capture and a subsequent image capture, said timing control means arbitrates between said first and third timed instants of access to said storage means and said

8

15

40

fifth and sixth timed instants of access to said storage means.

The digital camera according to claim 1, further comprising:

indicating means for indicating the start of image recording; judging means for judging the state of said indicating means; and priority setting means for assigning priorities to said first image processing and said second image processing in said image processing means on the basis of the result of judgment by said judging means.

13. The digital camera according to claim 12, wherein

said indicating means is a two-position switch; and said priority setting means gives high priority to said first image processing when said judging means judges that said indicating means is pressed into its first position, and gives high priority to said second image processing when said judging means judges that said indicating means is not in said first position.


- 14. The digital camera according to claim 1, wherein processing at said first to third timed instants is performed as said second image signal is generated.
- 15. The digital camera according to claim 1, wherein said timing control means interrupts processing on said second image signal by said image processing means and supplies said first image signal to said image processing means at a fourth timed instant after said third timed instant.
- 16. The digital camera according to claim 15, wherein said image processing means performs processing on said first image signal and processing on said second image signal alternately until processing on said second image signal is completed.
- 17. The digital camera according to claim 16, wherein said timing control means supplies said first image signal to said image processing means about ten times per second.
- 18. The digital camera according to claim 1, wherein

said storage means is nonvolatile memory capable of storing a plurality of second image signals; and said timing control means supplies a plurality of second image signals stored in said nonvolatile memory to said image processing means at said third timed instant.


19. The digital camera according to claim 18, wherein said third timed instant is a timed instant of power-off.

9

F/G. 1





F 1 G. 2




F/G. 3


1(1A,1B,1C)







F/G. 5






F/G. 7






F1G. 8


F/G. 9







F1G. 10


F/G. 11






F/G. 13







F1G. 15



EUROPEAN SEARCH REPORT

EP 01 10 3532

Category	Citation of document with of relevant pass	indication, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL7)
A	EP 0 683 596 A (SH 22 November 1995 (* column 14, line 9	ARP KK) 1995-11-22) 56 - column 18, line 26	1-5.8.	H04N5/232 H04N1/21
, ;	* column 26, line 1 * * figures 19-20,,27	16 - column 31, line 32 7A-28J *		
A	EP 0 975 155 A (\$07 26 January 2000 (20 * column 7, line 30 * column 14, line 2 * column 18, line 4 * figures 3,4 *	990-01-26) 5 - column 8, line 28 * 25 - column 18, line 3 *	1-7	
A	21 January 1999 (19	SHPOINT TECHNOLOGY INC) 999-01-21) page 12, line 10 *	1-5,14, 18	•
		*. r //		TECHNICAL FIELDS SEARCHED (Int.CL7)
1				H04N
-				
L	The present search report has b	neen drawn up for all claims		
	Place of search	Date of completion of the search	T	Examiner
·	THE HAGUE	29 June 2001	Didi	erlaurent, P
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		L : document cited for	ment, but publish the application other reasons	ed on, or
		8 : member of the sam document	ne patent family, c	rorresponding

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 01 10 3532

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

29-06-2001

					29-00-21
cit	Patent document ed in search rep	ort	Publication date	Patent family member(s)	Publication date
EP	0683596	A	22-11-1995	JP 7312716 A JP 7322117 A DE 69518578 D DE 69518578 T US 6118485 A	28-11-1999 08-12-1999 05-10-2000 26-04-2001 12-09-2000
EP	0975155	Α	26-01-2000	JP 2000092361 A	31-03-2000
WO.	9903263	A	21-01-1999	US 6137534 A AU 8177998 A EP 0995307 A JP 2000513542 T	24-10-2006 08-02-1999 26-04-2006 10-10-2006
				·	
	ř				
		•			
			•		
			•		

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82